A K-band second-order bandpass filter with planar inductive p-network using CMOS technology is demonstrated for the first time. To reduce the substrate loss of the filter, the CMOS process compatible backside inductively-coupled-plasma (ICP) deep trench technology is used to selectively remove the silicon underneath the filter. After the ICP etching, a 55.5-92.2% improvement in quality factor is achieved for the inductors in the filter. In addition, a 1.1 dB improvement in maximum available power gain (G Amax ) in K-band is achieved for the filter after the ICP etching. These results show that the micromachined p (PI) filter is very promising for microwave=milli-metre-wave RFIC applications.
Introduction: Conventional second-order filters usually consist of two parallel resonators which are mutually coupled [1] . Since the mutual inductance (M) of the filters is usually very sensitive to the spacing between the two resonators, and the substrate thickness and material, tight control of the fabrication processes is necessary to meet the required specifications. Recently, it has been demonstrated that the bandwidth of a p-filter (i.e. a filter with the inductively-coupled p-network), either on a Teflon PCB board [2] or on a GaAs substrate [3] , is quite insensitive to variation in the physical layout and substrate thickness, i.e. the p-filter exhibits larger design margin than the traditional one. In this work, for the first time, we implement a Kband p-filter by using a standard CMOS technology. To reduce loss, the post-IC ICP processing is used to selectively remove the silicon underneath the filter.
Filter structure and ICP technology: The filters were implemented in a 0.18 mm CMOS technology. MIM capacitors and metal strips were used to realise the capacitances and inductances needed for the p-filter, respectively. Most of the structures were made of the top metal (M6) with thickness of 2 mm aluminium. The front-side die photo of the fabricated filter is shown in Fig. 1a . After the devices were fabricated, post-IC ICP processing was performed on the backside of the die. The post-processing flow is shown in Fig. 1c . First, the photolithography was performed on the backside. Then, ICP was used to etch the open area from the backside. Finally, the photoresist on the backside was cleaned for test purpose. Fig. 1b shows the backside die photo of the filter. Clearly, the silicon underneath the filter is indeed nearly fully dry etched away since the front-side pattern can be seen from the backside. by Fig. 2a . By using the delta-to-Y transformation [4] , the circuit in Fig. 2a can be transformed to that shown in Fig. 2b , if the resistances in Fig. 2a are a) . Using the Y-to-delta transformation, the circuit in Fig. 2b can be transformed to that shown in Fig. 2c , in which LL and MM represent the parallel inductance of the resonators and the coupling inductance of the second-order bandpass filter proposed in [1] , respectively. Based on the filter synthesis method introduced in [5] , the values of C e , C p , LL and MM in Fig. 2c can be determined based on the required specifications of ripple, centre frequency, and bandwidth. In addition, it can be shown that L M and L in Fig. 2a can be represented as follows:
For the 0.18 mm CMOS technology adopted, the value of a ( L 1 =L M ) ' 4.19, which is nearly independent of the layout size of the p-filters. In addition, L GND is specified as 2 pH. This means the values of L, L 1 and L M can be determined by (1) and (2) once the LL and MM values are known. Measurement results and discussion: The S-parameters of the filters were on-wafer measured from 2 to 40 GHz using a vector network analyser and a microwave probe station. After ICP etching, the power gain (S 21 ) of the filter was slightly blue shifted owing to reduction of the substrate capacitance, and the peak value of S 21 (at about 22 GHz) was improved by $ 0.4 dB owing to the elimination of substrate loss (not shown). Note that the reflection effect must be taken into account when the insertion losses of passive devices are compared. To exclude the effect of interfacial impedance mismatch, maximum available power gain (G Amax ) is derived from the measured S-parameters according to [6] and shown in Fig. 3a . Clearly, the minimum power loss can be reduced by 1.1 dB in K-band (18-27 GHz) after substrate removal.
To gain more insights into the impacts of substrate removal, it is necessary to extract equivalent circuit parameters of the p-filters, before and after backside ICP etching. The results show that all the simulated results were close to the measured data over the band of interest. Fig. 3b shows the measured and simulated results of the p-filter before ICP etching. The results are summarised in Table 1 . As can be seen, the quality factors of the inductors in the filters were improved in a range from 55.5 to 92.2% after substrate removal. In addition to the quality factor improvement, the increased inductance and reduced capacitance imply that the metal strips without the underneath substrate become more inductive, which is more attractive for millimetre-wave circuits because inductance plays a more significant role in radio frequency such as tuned load, input matching, etc., and this ICP technique suggests a good method to eliminate the unwanted capacitive domination in the millimetre-wave range. 
